View ICM7170_6606218.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ICM7170 ? 2013 rochester electronics, llc. all rights reserved 03132013 specifcation number ICM7170_im (il) rev - page 1 of 14 rochester electronics guarantees performance of its semiconductor products to the original oem specifcations. typical values are for reference purposes only. certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. rochester electronics reserves the right to make changes without further notice to any specifcation herein. for complete rochester ordering guide, please refer to page 2 please consult factory for specifc package availability 1 ? fn3019.6 caution: these devices are sensitive to electrosta tic discharge; follow proper ic handling procedures. 1-888-intersil or 321-724-7143 | intersil (and design) is a registered trademark of intersil americas inc. copyright ? intersil americas inc. 2003. all rights reserved all other trademarks mentioned are the property of their respective owners. ICM7170 microprocessor-compatible, real-time clock the ICM7170 real time clock is a microprocessor bus compatible peripheral, fabricated using intersils silicon gate cmos lsl process. an 8-bit bidi rectional bus is used for the data i/o circuitry. the clock is set or read by accessing the 8 internal separately addressable and programmable counters from 1 / 100 seconds to years. the counters are controlled by a pulse train divided down from a crystal oscillator circuit, and the frequency of the crystal is selectable with the on-chip command register. an extremely stable oscillator frequency is achieved through the use of an on-chip regulated power supply. the device access time (t acc ) of 300ns eliminates the need for wait states or softwa re overhead with most microprocessors. furthermore, an ale (address latch enable) input is provided for interfacing to microprocessors with a multiplexed address/data bus. with these two special features, the ICM7170 can be easily interfaced to any available microprocessor. the ICM7170 generates two types of interrupts, periodic and alarm. the periodic interrupt (100hz, 10hz, etc.) can be programmed by the internal interrupt control register to provide 6 different output signals. the alarm interrupt is set by loading an on-chip 51-bit ra m that activates an interrupt output through a comparator. the alarm interrupt occurs when the real time counter and alarm ram time are equal. a status register is available to indicate the interrupt source. an on-chip power down detector eliminates the need for external components to support the battery back-up function. when a power down or power failure occurs, internal logic switches the on-chip counters to battery back- up operation. read/write functions become disabled and operation is limited to time-keeping and interrupt generation, resulting in low power consumption. internal latches prevent clock roll-over during a read cycle. counter data is latched on the chip by reading the 100th-seconds counter and is held indefinitely until the counter is read again, assuring a stable and reliable time value. features ? 8-bit, p bus compatible - multiplexed or direct addressing ? regulated oscillator supply ensures frequency stability and low power ? time from 1/100 seconds to 99 years ? software selectable 12/24 hour format ? latched time data ensures no roll over during read ? full calendar with automatic leap year correction ? on-chip battery back up switchover circuit ? access time less than 300ns ? 4 programmable crystal oscillator frequencies over industrial temperature range ? 3 programmable crystal oscillator frequencies over military temperature range ? on-chip alarm comparator and ram ? interrupts from alarm and 6 selectable periodic intervals ? standby micro-power operation: 1.2 a typical at 3.0v and 32khz crystal applications ? portable and personal computers ? data logging ? industrial control systems ? point of sale related literature ? technical brief tb363 guidelines for handling and processing moisture sensit ive surface mount devices (smds) part number information part number temp. range ( o c) package pkg. no. ICM7170ipg -40 to 85 24 ld pdip e24.6 ICM7170ibg -40 to 85 24 ld soic m24.3 ICM7170aipg -40 to 85 24 ld pdip e24.6 ICM7170aibg -40 to 85 24 ld soic m24.3 note: a parts screened to <5 a i stby at 32khz. data sheet november 2003 o bs o l e t e p r o d u c t no r e c o m m e n d e d r e p l a c e m e n t c o n t a c t o u r t e c h n i c a l s u p p o r t c e n t e r a t 1 - 8 8 8 - i n t e r s i l o r w w w . i n t e r s i l . c o m / d e s i g n
page 2 of 14 rochester part number intersil part number package temperature ICM7170aibg ICM7170aibg sop-24, plastic -40 to +85c ICM7170aibgt ICM7170aibgt sop-24, plastic -40 to +85c ICM7170aidg ICM7170aidg cdip-24 -40 to +85c ICM7170aipg ICM7170aipg pdip-24 -40 to +85c ICM7170amdg ICM7170amdg cdip-24 -55 to +125c ICM7170ibg ICM7170ibg sop-24, plastic -40 to +85c ICM7170ibgt ICM7170ibgt sop-24, plastic -40 to +85c ICM7170idg ICM7170idg cdip-24 -40 to +85c ICM7170ipg ICM7170ipg pdip-24 -40 to +85c ICM7170mdg ICM7170mdg cdip-24 -55 to +125c rochester ordering guide *most products can also be offered as rohs compliant, designated by a Cg suffx. please contact factory for more information. ICM7170 specifcation number ICM7170_im (il) rev -
page 3 of 14 2 functional block diagram pinouts ICM7170 (pdip) top view ICM7170 (soic) top view 1 2 3 4 5 6 7 8 9 10 11 12 wr ale cs a4 a3 a2 a1 a0 osc out osc in int source interrupt 16 17 18 19 20 21 22 23 24 15 14 13 rd d7 d6 d5 d4 d2 d0 v backup v ss (gnd) v dd d3 d1 1 2 3 4 5 6 7 8 9 10 11 12 a1 a0 osc out osc in int source int v ss v backup d0 d1 d2 d3 16 17 18 19 20 21 22 23 24 15 14 13 a2 a4 cs ale wr v dd d6 d5 d4 a3 rd d7 p control address latches power supply control low power osc interrupts periodic compare three-state i/o drivers time counters 0.01 sec min hour day date mon year compare ram 0.01 sec min hour day date mon year cmd reg status reg inter mask reg wr ale cs address rd v backup v ss v dd int int source data i/o d0 - d7 12 11 15 - 22 8 8-bit bus 8 8 inputs a0 - a4 9 10 24 1 2 3 23 14 13 5 8 - 4 oscillator crystal osc in osc out ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 4 of 14 3 absolute m aximum ratings t a = 25 o c thermal information supply voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +8.0v power dissipation (note 1) . . . . . . . . . . . . . . . . . . . . . . . . . .500mw storage temperature range . . . . . . . . . . . . . . . . . . -65 o c to 150 o c lead temperature (soldering 10s) . . . . . . . . . . . . . . . . . . . . .300 o c input voltage (any terminal) (note 2) . . . . v dd +0.3v to v ss -0.3v thermal resistance (typical, note 1) ja ( o c/w) jc ( o c/w) pdip package . . . . . . . . . . . . . . . . . . . 50 n/a soic package . . . . . . . . . . . . . . . . . . . 75 n/a maximum junction temperature plastic package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .150 o c caution: stresses above those listed in abs olute maximum ratings may cause permanent dam age to the device. this is a stress o nly rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. note: 1. ja is measured with the component mounted on a low effective ther mal conductivity test board in free air. see tech brief tb379 fo r details. 2. due to the scr structure inherent in the cmos process, connecting any terminal at voltages greater than v dd or less than v ss may cause destructive device latchup. for this reason, it is recommended that no inpu ts from external sources not operating on the same power supply be applied to the device before its supply is established, and that in multiple supply systems, the supply to the ICM7170 be turned on first. electrical specifications t a = -40 o c to 85 o c, v dd +5v 10%, v backup v dd , v ss = 0v unless otherwise specified all i dd specifications include all input a nd output leakages (ICM7170 and ICM7170a) parameter test conditions min typ max units v dd supply range, v dd f osc = 32khz 1.9 - 5.5 v f osc = 1, 2, 4mhz 2.6 - 5.5 v standby current, i stby(1) f osc = 32khz pins 1 - 8,15 - 22 and 24 = v dd ICM7170 - 1.2 20.0 a v dd = v ss ; v backup = v dd - 3.0v for ICM7170a see general notes 5 ICM7170a - 1.2 5.0 a standby current, i stby (2) f osc = 4mhz pins 1 - 8,15 - 22 and 24 = v dd v dd = v ss ; v backup = v dd - 3.0v - 20 150 a operating supply current, i dd(1) f osc = 32khz, read/write operation at 100hz - 0.3 1.2 ma operating supply current, i dd(2) f osc = 32khz, read/write operation at 1mhz - 1.0 2.0 ma input low voltage (except osc.), v il v dd = 5.0v - - 0.8 v input high voltage (except osc.), v ih v dd = 5.0v 2.4 - - v output low voltage (except osc.), v ol i ol = 1.6ma - - 0.4 v output high voltage except interrupt (except osc.), v oh i oh = -400 a 2.4 - - v input leakage current, i il v in = v dd or v ss -10 0.5 +10 a three-state leakage current (d0 - d7), i ol (1) v o = v dd or v ss -10 0.5 +10 a backup battery voltage, v battery f osc = 1, 2, 4mhz 2.6 - v dd - 1.3 v backup battery voltage, v battery f osc = 32khz 1.9 - v dd - 1.3 v leakage current interrupt , i ol (2) v o = v dd int source connected to v ss - 0.5 10 a capacitance d0 - d7, c i/o - 8 - pf capacitance a0 - a4, c address - 6 - pf ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 5 of 14 4 ac electrical specifications t a = -40 o c to 85 o c, v dd = +5v 10%, v backup = v dd , d0 - d7 load capacitance = 150pf, v il = 0.4v, v lh = 2.8v, unless otherwise specified parameter min max units read cycle timing read to data valid, t rd - 250 ns address valid to data valid, t acc - 300 ns read cycle time, t cyc 400 - ns read high time, t rh 150 - ns rd high to bus three-state, t rh - 25 ns address to read set up time, t as 50 - ns address hold time after read, t ar 0 - ns write cycle timing address valid to write strobe, t ad 50 - ns address hold time for write, t wa 0 - ns write pulse width, low, t wl 100 - ns write high time, t wh 300 - ns data in to write set up time, t dw 100 - ns data in hold time after write, t wd 30 - ns write cycle time, t cyc 400 - ns multiplexed mode timing ale pulse width, high, t ll 50 - ns address to ale set up time, t al 30 - ns address hold time after ale, t la 30 - ns timing diagrams figure 1. read cycle timing for non- multiplexed bus (ale = v ih , wr = v ih ) a0 - a4, cs rd d0 - d7 address valid, cs low t ar output data valid t acc t rd t as t rx t cyc ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 6 of 14 5 figure 2. write cycle timing for non- multiplexed bus (ale = v ih , rd = v ih ) figure 3. read cycle timing for multiplexed bus ( wr = v ih ) figure 4. write cycle timing for multiplexed bus ( rd = v ih ) timing diagrams (continued) a0 - a4, cs wr d0 - d7 input data valid t dw t ad t wd t cyc t wl address valid, cs low t wa address valid, cs low output data valid a0 - a4, d0 - d7, cs ale rd t la t cyc t al t ar t ll t as t rd t acc address valid, cs low input data valid a0 - a4, d0 - d7, cs ale wr t la t cyc t ad t al t ll t dw t wa t wd t wl ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 7 of 14 6 pin descriptions signal pin number soic pin number description wr 1 19 write input ale 2 20 address latch enable input cs 3 21 chip select input a4-a0 4 - 8 22 - 2 address inputs osc out 9 3 oscillator output osc in 10 4 oscillator input int source 11 5 interrupt source interrupt 12 6 interrupt output v ss (gnd) 13 7 digital common v backup 14 8 battery negative side d0 - d7 15 - 22 9 - 16 data i/o v dd 23 17 positive digital supply rd 24 18 read input table 1. command register format command register address (10001b, 11h) write-only d7 d6 d5 d4 d3 d2 d1 d0 n/a n/a normal/test mode interrupt enable run/stop 12/24 hour format crystal frequency crystal frequency table 2. command register bit assignments d5 test bit d4 interrupt enable d3 run/stop d2 24/12 hour format d1 d0 crystal frequency 0 normal mode 0 interrupt disabled 0 stop 0 12-hour mode 0 0 32.768khz 1 test mode 1 interrupt enable 1 run 1 24-hour mode 0 1 1.048576mhz 1 0 2.097152mhz 1 1 4.194304mhz table 3. address codes and functions address function data value a4 a3 a2 a1 a0 hex d7 d6 d5 d4 d3 d2 d1 d0 0 0 0 0 0 00 counter-1/100 seconds - 0 - 99 0 0 0 0 1 01 counter-hours - - - 0 - 23 12 hour mode ? - - - 1 - 12 0 0 0 1 0 02 counter-minutes - - 0 - 59 0 0 0 1 1 03 counter-seconds - - 0 - 59 0 0 1 0 0 04 counter-month - - - - 1 - 12 0 0 1 0 1 05 counter-date - - - 1 - 31 0 0 1 1 0 06 counter-year - 0 - 99 0 0 1 1 1 07 counter-day of week - - - - - 0 - 6 0 1 0 0 0 08 ram-1/100 seconds m 0 - 99 0 1 0 0 1 09 ram-hours - m - 0 - 23 12 hour mode ? m - - 1 - 12 0 1 0 1 0 0a ram-minutes m - . . 0 - 59 0 1 0 1 1 0b ram-seconds m - . . 0 - 59 0 1 1 0 0 0c ram-month m - - - 1 - 12 0 1 1 0 1 0d ram-date m - - 1 - 31 0 1 1 1 0 0e ram-year m 0 - 99 ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 8 of 14 7 detailed description oscillator the ICM7170 has an onboard cmos pierce oscillator with an internally regulated voltage supply for maximum accuracy, stability, and low power consumption. it operates at any of four popular crystal frequenc ies: 32.768khz, 1.046576mhz, 2.097152mhz, and 4.194304mhz (note 1). the crystal should be designed for the parallel resonant mode of oscillation. in addition to the crys tal, 2 or 3 load capacitors are required, depending on the circuit topology used. the oscillator output is divided down to 4000hz by one of four divider ratios, determined by the two frequency selection bits in the command register (d0 and d1 at address 11h). this 4000hz is then divided down to 100hz, which is used as the clock for the counters. time and calendar information is provided by 8 consecutive, programmable counters: 100ths of, seconds, minutes, hours, day of week, date, mont h, and year. the data is in binary format with 8 bits per digit. see table 3 for address information. any unused bits are held to a logic 0 during a read and ignored during a write operation. note: 1. 4.94304mhz is not available over military temperature range. alarm compare ram on the chip are 51 bits of alarm compare ram grouped into words of different lengths. these are used to store the time, ranging from 10ths of seconds to years, for comparison to the real-time counters. each count er has a corresponding ram word. in the alarm mode an interrupt is generated when the current time is equal to the al arm time. the ram contents are compared to the counters on a word by word basis. if a comparison to a particular counter is unnecessary, then the appropriate m bit in compare ram should be set to logic 1. the m bit, referring to mask bit, causes a particular ram word to be masked off or ignored during a compare. table 3 shows addresses and mask bit information. periodic interrupts the interrupt output can be programmed for 6 periodic signals: 100hz, 10hz, once per second, once per minute, once per hour, or once per day. the 100hz and 10hz interrupts have instantaneous errors of 2.5% and 0.15% respectively. this is because n on-integer divider circuitry is used to generate these signal s from the crystal frequency, which is a power of 2. the time average of these errors over a 1 second period, however, is zero. consequently, the 100hz or 10hz interrupts are not suitable as an aid in tuning the oscillator; the 1 second in terrupt must be used instead. see general notes, note 6. the periodic interrupts can occur concurrently and in addition to alarm interrupts. the periodic interrupts are controlled by bits in the interrupt mask register, and are enabled by setting the appropriate bit to a 1 as shown in table 4. bits d1 through d6 in the mask register, in conjunction with bits d1 throug h d6 of the status register, control the generation of interrupts according to figure 5. 0 1 1 1 1 0f ram-day of week m - - - - 0 - 6 1 0 0 0 0 10 interrupt status and mask register + 1 0 0 0 1 11 command register - - notes: addresses 10010 to 11111 (12h to 1fh) are unused. + unused bit for interrupt mask register, msb bit for interrupt status register. - indicates unused bits. ? am/pm indicator bit in 12 hour format logi c 0 indicates am, l ogic 1 indicates pm. m alarm compare for particular counter will be enabled if bit is set to logic 0. table 3. address codes and functions (continued) address function data value a4 a3 a2 a1 a0 hex d7 d6 d5 d4 d3 d2 d1 d0 table 4. interrupt and status registers format interrupt mask register address (10000b, 10h) write-only d7 d6 d5 d4 d3 d2 d1 d0 not used day hour min sec 1/10 sec 1/100 sec alarm periodic interrupt mask bits alarm/compare mask bit interrupt status register address (10000b, 10h) read-only d7 d6 d5 d4 d3 d2 d1 d0 global interrupt day hour min sec 1/10 sec 1/100 sec alarm periodic and alarm flags periodic interrupt flags alarm compare flag ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 9 of 14 8 the interrupt status register, when read, indicates the cause of the interrupt and resets itse lf on the rising edge of the rd signal. when any of the counters having a corresponding bit in the status register increments, that bit is set to a 1 regardless of whether the corresponding bit in the interrupt mask register is set or not. consequently, when the status register is read it will always indicate which counters have increments and if an alarm compare occurred, since the last time it was read. this requires some special software considerations. if a slow interrupt is enabled (i.e., hourly or daily), the program must always check the slowest inte rrupt that has been enabled first, because all the other lower order bits in the status register will be set to 1 as well. bit d7 is the global interrupt bit, and when set to a 1, indicates that the ICM7170 did indeed generate a hardware interrupt. this is useful when other interrupting devices in addition to the ICM7170 are attached to the system microprocessor, and all devices must be polled to determine which one generated the interrupt. see general notes, note 6. interrupt operation the interrupt output n-channel mosfet (figure 4) is enabled whenever both the interrupt enable bit (d4 of the command register) and a mask bit (d0 - d6 of the interrupt mask register) are set. the transistor is turned on when a flag bit is set that corresponds to one of the set mask bits. this also sets the global interrupt flag bit (d7 of the interrupt status register). it is turned off when the interrupt status register is read. an interrupt can occur in both the operational and standby modes of operation. since system power is us ually applied between v dd and v ss , the user can connect the interrupt source (pin 11) to v ss . this allows the interrupt output to turn on only while system powers applied and will not be pulled to v ss during standby operation. if interrupts are required only duri ng standby operation, then the interrupt source pin should be connected to the batterys negative side (v backup ). in this configur ation, for example, the interrupt could be used to turn on power for a cold boot. power down detector the ICM7170 contains an on-chip power down detector that eliminates the need for extern al components to support the battery-backup switchover func tion, as shown in figure 6. whenever the voltage from the v ss pin to the v backup pin is less than approximat ely 1.0v (the v th of the n-channel mosfet), the data bus i/o buffers in the ICM7170 are automatically disabled and the chip cannot be read or written to. this prevents random data from the microprocessor being written to the clock registers as the power supply is going down. actual switchover to battery op eration occurs when the voltage on the v backup pin is within 50mv of v ss . this switchover uncertainty is due to the o ffset voltage of the cmos comparator that is used to sens e the battery voltage. during battery backup, device operation is limited to timekeeping and interrupt generation only, thus achieving micro- power current drain. if an external battery-backup switch-over circuit is being used with the ICM7170, or if standby battery operation is not required, the v backup pin should be pulled up to v dd through a 2k resistor. d6 d5 d4 d3 d2 d1 d0 d7 interrupt mask register not used periodic int mask bits alarm mask bit interrupt status register periodic int flags alarm flag bit rd of add hex 10 = >reset global interrupt flag bit interrupt enable command register bit d4 pin 11 pin 12 int v ig int source d6 d5 d4 d3 d2 d1 d0 d7 figure 5. interrupt output circuit ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 10 of 14 9 time synchronization time synchronization is achieved through bit d3 of the command register, which is used to enable or disable the 100hz clock from the counters. a logic 1 allows the counters to function and a logic 0 disables the counters. to accurately set the time, a logic 0 should be written into d3 and then the desired times entered into the appropriate counters. the clock is then started at the proper time by writing a logic 1 into d3 of the command register. latched data to prevent ambiguity while the processor is gathering data from the registers, the ICM7170 inco rporates data latches and a transparent transition delay circuit. by accessing the 100ths of seconds counter an internal store signal is generated and data from all the counters is transferred into a 36-bit latch. a transition delay circuit will delay a 100hz transition duri ng a read cycle. the data stored by the latches is then available for further processing until the 100ths of seconds counter is read again. if a rd signal is wider than 0.01s, 100hz counts will be ignored. control lines the rd , wr , and cs signals are active low inputs. data is placed on the bus from counters or registers when rd is a logic 0. data is transferred to counters or registers when wr is a logic 0. rd and wr must be accompanied by a logical 0 cs as shown in figures 2 and 3. the ICM7170 will also work satisfactorily with cs grounded. in this mode, access to the ICM7170 is controlled by rd and wr only. with the ale (address latch enable) input, the ICM7170 can be interfaced directly to microprocessors that use a multiplexed address/data bus by connecting the address lines a0 - a4 to the data lines d0 - d4. to address the chip, the address is placed on the bus and ale is strobed. on the falling edge, the address and cs information is read into the address latch and buffer. rd and wr are used in the same way as on a non-multiplexed bus. if a non-multiplexed bus is used, ale should be connected to v dd . test mode the test mode is entered by setting d5 of the command register to a logic 1. this connects the 100hz counter directly to the oscillators output. oscillator considerations load design: a new oscillator load configuration, shown in figure 7, has been found that e liminates start-up problems sometimes encountered with 32khz tuning fork crystals. two conditions must be met for best oscillator performance: the capacitive load must be matched to both the inverter and crystal to provide the ideal conditions for oscillation, and the resonant frequency of the oscillator must be adjustable to the desired frequency. in the original design (figure 8), these two goals were often at odds with each other; either the oscillator was trimmed to frequency by detuning the load circuit, or stability was increased at the expense of absolute frequency accuracy. + - positive supply rail (+5v) pin 23 pin 14 battery r2 2k pin 13 digital ground v dd v ss v back v dd v ig cmos comparator v th ? 1.0v v ig internal ground i/o disable v dd figure 6. simplified ICM7170 battery backup circuit osc in 10 ICM7170 osc out v dd 23 c1 c2 c3 x1 9 v dd figure 7. new osci llator configuration ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 11 of 14 10 the new load configuration (figure 6) allows these two conditions to be met independently. the two load capacitors, c1 and c2, provide a fixed load to the oscillator and crystal. c3 adjusts the frequency that the circuit resonates at by reducing the effective value of the crystal's motional capacitance, c0. this minute adjustment does not appreciably change the load of the overall system, therefore, stability is no longer affected by tuning. typical values for these capacitors are shown in table 5. c1 and c2 must always be greater than twice the crystals recommended load capacitance in order for c3 to be able to trim the frequency. some experimentation may be necessary to determine the ideal values of c1 and c2 for a particular crystal. this three capacitor tuning method will be more stable than the original design and is mandatory for 32khz tuning fork crystals: without it they may leap into an overtone mode when power is initially applied. the original two-capacitor circuit (figure 8) will continue to work as well as it always has, and may continue to be used in applications where cost or space is a critical consideration. it is also easier to tune to frequency since one end of the trimmer capacitor is fixed at the ac ground of the circuit (v dd ), minimizing the disturbance cause by contact between the adjustment tool and the trimmer capacitor. note that in both configurations t he load capacitors are connected between the oscillator pins and v dd - do not use v ss as an ac ground. layout: due to the extremely lo w current (and therefore high impedance) design of the ICM7170s oscillator, special attention must be given to the layout of this section. stray capacitance should be minimized. keep the oscillator traces on a single layer of the pcb. avoid putting a ground plane above or below this layer. the traces between the crystal, the capacitors, and the ICM7170 osc pins should be as short as possible. completely surround the oscillator components with a thick trace of v dd to minimize coupling with any digital signals. the final assembly must be free from contaminants such as solder flux, moisture, or any other potential sources of leakage. a good solder mask will help keep the traces free of moisture and contamination over time. oscillator tuning trimming the oscillator should be done indirectly. direct monitoring of the oscillator frequency by probing osc in or osc out is not accurate due to the capacitive loading of most probes. one way to accura tely trim the ICM7170 is by turning on the 1 second periodic interrupt and trimming the oscillator until the interrupt period is exactly one second. this can be done as follows: 1.turn on the system. write a 00h to the interrupt mask register (location 10h) to clear all interrupts. 2. set the command register (location 11h) for the appropriate crystal frequency, set the interrupt enable and run/stop bits to 1, and set the test bit to 0. 3. write a 08h to the interrupt mask register to turn on the 1s interrupt. 4. write an interrupt handler to read the interrupt status register after every interrupt. this resets the interrupt and allows it to be set again. a software loop that reads the interrupt status register several times each seco nd will accomplish this also. 5. connect a precision period counter capable of measuring 1s within the accuracy desired to the interrupt output. if the interrupt is configured as active low, trigger on the falling edge. if the interrupt is active high, trigger on the rising edge. be sure to measure the period between when the transistor turns on, and when the transistor turns on a second later. 6. adjust c3 (c2 for the two-capacitor load configuration) for an interrupt period of exactly 1.000000 seconds. application notes digital input termination during backup to ensure low current drain during battery backup operation, none of the digital inputs to the ICM7170 should be allowed to float. this keeps the input logic gates out of their transition region, and prevents crossover current from flowing which will shorten battery lif e. the address, data, cs , and ale pins should be pulled to either v dd or v ss , and the rd and wr inputs should be pulled to v dd . this is necessary whether the internal battery switchover circuit is used or not. ibm/pc evaluation circuit figure 9 shows the schematic of a board that has been designed to plug into an ibm pc/xt (note 1) or compatible computer. in this example cs is permanently tied low and access to the chip is controlled by the rd and wr pins. these signals are generated by u1, which gates the ibms lor and low with a device select signal from u3, which is table 5. typical load capacitor values crystal frequency load caps (c1, c2) trimmer cap (c3) 32khz 33pf 5 - 50pf 1mhz 33pf 5 - 50pf 2mhz 25pf 5 - 50pf 4mhz 22pf 5 - 100pf osc in 10 ICM7170 osc out v dd 23 c1 c2 x1 9 v dd c1 2 x load c2 5pf - 35pf figure 8. original oscillator configuration ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 12 of 14 11 functioning as an i/o block address decoder. ds1 selects the interrupt priority. u5 is used to isolate the ICM7170 from the pc databus for test purposes. it is only required on heavily-loaded ttl databuses - the ICM7170 can drive most ttl and cmos databuses directly. since the ibm pc/xt (note 1) requires a positive interrupt transition, the ICM7170s interrupt output transistor has been configured as a source follower. as a source follower, the interrupt output signal will swing between 0v and 2.5v. when trimming the oscillator, the frequency counter must be triggered on the rising edge of the interrupt signal. table 6. batteries crystals panasonic saronix 32khz ntf3238 rayovac statek 32khz cx - 1v seiko 2mhz gt - 38 note: 1.ibm, ibm pc, and ibm xt are trademarks of ibm corp. 14 15 16 9 13 12 11 10 1 2 3 4 5 7 6 8 11 12 13 14 15 16 17 18 20 19 10 9 8 7 6 5 4 3 2 1 u3 1 2 3 4 5 6 7 8 9 10 11 12 16 17 18 19 20 21 22 23 24 15 14 13 11 12 13 14 15 16 17 18 20 19 10 9 8 7 6 5 4 3 2 1 a11 aen s1 s2 s3 s4 a26 a5 a25 a6 a24 a7 a23 a8 a22 a9 a31 a0 a30 a1 a29 a2 a28 a3 a27 a4 b4 irq2 b23 irq5 b24 irq4 b25 irq3 tp1 positive interrupt c1 c2 c3 x1 r2 b1 sr2 c4 j1 c7 c5 c6 ior b14 iow b13 5v b3.b29 gnd b1.b31 d7 a2 d6 a3 d5 a4 d4 a5 d3 a6 d2 a7 d1 a8 d0 a9 d1 optional diode and resistor see note 8 r1 1k s1 s2 s3 s4 74ls688 u2 ICM7170 u5 74ls245 u1 74ls139 + - dsi interrupt select figure 9. ibm pc interface for ICM7170y ICM7170 ICM7170 specifcation number ICM7170_im (il) rev -
page 13 of 14 13 ICM7170 dual-in-line plastic packages (pdip) notes: 1. controlling dimensions: inch. in case of conflict between english and metric dimensions, the in ch dimensions control. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. symbols are defined in the mo series symbol list in section 2.2 of publication no. 95. 4. dimensions a, a1 and l are m easured with the package seated in jedec seating plane gauge gs - 3. 5. d, d1, and e1 dimensions do not include mold flash or protrusions. mold flash or protrusions shal l not exceed 0.010 inch (0.25mm). 6. e and are measured with the leads constrained to be perpendic- ular to datum . 7. e b and e c are measured at the lead tips with the leads unconstrained. e c must be zero or greater. 8. b1 maximum dimensions do not include dambar protrusions. dambar protrusions shall not exceed 0.010 inch (0.25mm). 9. n is the maximum number of terminal positions. 10. corner leads (1, n, n/2 and n/2 + 1) for e8.3, e16.3, e18.3, e28.3, e42.6 will have a b1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm). e a -c- c l e e a c e b e c -b- e1 index 1 2 3 n/2 n area seating base plane plane -c- d1 b1 b e d d1 a a2 l a1 -a- 0.010 (0.25) c a m bs e24.6 (jedec ms-011-aa issue b) 24 lead dual-in-line plastic package symbol inches millimeters notes min max min max a - 0.250 - 6.35 4 a1 0.015 - 0.39 - 4 a2 0.125 0.195 3.18 4.95 - b 0.014 0.022 0.356 0.558 - b1 0.030 0.070 0.77 1.77 8 c 0.008 0.015 0.204 0.381 - d 1.150 1.290 29.3 32.7 5 d1 0.005 - 0.13 - 5 e 0.600 0.625 15.24 15.87 6 e1 0.485 0.580 12.32 14.73 5 e 0.100 bsc 2.54 bsc - e a 0.600 bsc 15.24 bsc 6 e b - 0.700 - 17.78 7 l 0.115 0.200 2.93 5.08 4 n 24 24 9 rev. 0 12/93 ICM7170 specifcation number ICM7170_im (il) rev -
page 14 of 14 14 all intersil u.s. products are manufactured, asse mbled and tested utilizing iso9000 quality systems. intersil corporations quality ce rtifications can be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corporation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that da ta sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com ICM7170 small outline plast ic packages (soic) notes: 1. symbols are defined in the mo series symbol list in section 2.2 of publication number 95. 2. dimensioning and tolerancing per ansi y14.5m - 1982. 3. dimension d does not include mold flash, protrusions or gate burrs. mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side. 4. dimension e does not include in terlead flash or protrusions. inter- lead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side. 5. the chamfer on the body is optional. if it is not present, a visual index feature must be located within the crosshatched area. 6. l is the length of terminal for soldering to a substrate. 7. n is the number of terminal positions. 8. terminal numbers are shown for reference only. 9. the lead width b, as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch) 10. controlling dimension: millime ter. converted inch dimensions are not necessarily exact. index area e d n 123 -b- 0.25(0.010) c a m bs e -a- l b m -c- a1 a seating plane 0.10(0.004) h x 45 o c h 0.25(0.010) b m m m24.3 (jedec ms-013-ad issue c) 24 lead wide body small outline plastic package symbol inches millimeters notes min max min max a 0.0926 0.1043 2.35 2.65 - a1 0.0040 0.0118 0.10 0.30 - b 0.013 0.020 0.33 0.51 9 c 0.0091 0.0125 0.23 0.32 - d 0.5985 0.6141 15.20 15.60 3 e 0.2914 0.2992 7.40 7.60 4 e 0.05 bsc 1.27 bsc - h 0.394 0.419 10.00 10.65 - h 0.010 0.029 0.25 0.75 5 l 0.016 0.050 0.40 1.27 6 n 24 24 7 0 o 8 o 0 o 8 o - rev. 0 12/93 rochester electronics guarantees performance of its semiconductor products to the original oem specifcations. typical values are for reference purposes only. certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing. rochester electronics reserves the right to make changes without further notice to any specifcation herein. ICM7170 specifcation number ICM7170_im (il) rev -

▲Up To Search▲

Price & Availability of ICM7170

	To Download ICM7170 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .